





	Úrmey)-Millen
	First SDX, 2003
• • •	 Project Design: Network-on-Chip architecture Low Density Parity Check error-correction decoder ASIC design flow Modelsim, Design Compiler, Silicon Ensemble with OKI 0.16 library Web Conferencing with PSU and PITT for lectures and reviews Team Organization 4 teams in total (2 CMU, 1 Pitt, 1 PSU) each working on a chip 4 subteams in each team working on a chip component All subteams finished layout and RTL verification
	trical & Computer GINEERING











	Final Res	sults		Į	
Team	Highlights	Mbps	MHz	W*	mm ²
CMU1	Static schedule	160	275	23	150
CMU2	Dynamic schedule	76	173	N/A	90
PSU	H-matrix topology Supernode	129	200	N/A	100
PITT	Hypercube cluster topology	54	115	N/A	144
Electrical & Com	puter NG				



	ünagiddiller
CAD lessons	
 Verisity Specman for functional verification Many students found the learning curve too steep Previous coursework in verification would be helpful Power Estimation All teams obtained power estimation numbers But bugs in OKI library confused students Better libraries to make power results more predictable OKI memories Some teams used memories successfully in their designs Others decided not to b/c area specification didn't force them Place and Route Silicon Ensemble can not handle multimillion-gate designs We need a new Place and Route tool 	
Electrical & Computer ENGINEERING	



Carpitila.
Multimedia CAD demos
 Solution Prerecorded animated Flash videos Show step-by-step how to setup the tool and run a sample design Contains few essential slides explaining underlying CAD concepts Include on-screen comments highlighting functionality and possible pitfalls Web-based, cross-platform, only needs ubiquitous Flash plug-in Records actual <i>live</i> session Collection of files for push-button tool use
 Results I received minimum CAD-related questions from students Good reception from students





Sandbox Plans for the Demos Package for each Jump-Start kit • _ Multimedia Flash, step-by-step demo showing how to run the tools Supplementary design files(RTL), environment setup files(Unix scripts) _ and all required scripts for the CAD tools - PowerPoint presentation explaining basic concept required Web-based, searchable knowledgebase of most common issues _ - SCMOS Design Kit and CMUlib18 Standard cell library Develop a rich set of Jump-Start CAD training materials ٠ - Full-custom: 6 kits - Semi-custom: 14 kits - FPGA: 3 kits