

A Reconfigurable Computing System Based on a Cache-Coherent Fabric

Presenter: Neal Oliver Intel Corporation

June 10, 2012

Authors- Neal Oliver, Rahul R Sharma, Stephen Chang, Bhushan Chitlur, Elkin Garcia, Joseph Grecco, Aaron Grier, Nelson Ijih, Yaping Liu, Pratik Marolia, Henry Mitchel, Suchit Subhaschandra, Arthur Sheiman, Tim Whisonant, and Prabhat Gupta

Presented at CARI 2012

Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

Intel product plans in this presentation do not constitute Intel plan of record product roadmaps. Please contact your Intel representative to obtain Intel's current plan of record product roadmaps.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copyright © 2012, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others



Topics

- Motivations for this work
- Usage Models
- Overview of Intel QuickPath Interconnect (QPI)
- Platform Architecture
- Hardware Architecture
- Programming Model
- Simulation
- Future Work



Motivation for this work

- Keep innovation on Intel platforms
- High-throughput, low-latency attachment to server
- Cache-coherent memory
 - Enlarge memory space for FPGA platform
 - Enable additional programming paradigms
- Drive requirements for future fabrics
- Platform for simulation/emulation



Usage Models

Accelerators •Algorithmic accelerators •e.g. Seismic imaging, genomics, computational finance



Intel QuickAssist Accelerator Platform (QAP)

ASIC Prototyping •Significantly reduces risk for ASICs connecting to QPI •e.g. QPI attached ASICs for telecom, node controllers





- Enables development of high performance
- emulation platforms
- Pre-Si SW development





Intel QuickPath Interconnect (QPI)

QPI: A low latency, point-to-point coherent system interconnect.
QPI Caching Agent (CA) – cache devices
QPI Home Agent (HA) – DDR memory controller
Latest Intel platforms have IO integrated into CPU (not shown)

Four Socket Platform

Two Socket Platform









QPI-attached Accelerator Hardware Module (AHM)



Intel[®] Xeon processor 7000 series

Substitution of AHM for



Accelerator

Hardware

Platform Architecture





QPI HW stack





QPI Home+Cache Agent Architecture

- Modular: CA, HA, CA+HA
- Interfaces: CCI- hides complexity of underlying coherent fabric. MC (optional) – provides interface to memory controller.
- QPH electrical uses existing FPGA IOs
- QLP designed using soft logic, tightly integrated, highly parallel.
- Programmable cache/snoop tables





Cache Hit/Miss protocol flow





Programming Model

AAL functions:

- Allocate shared workspaces
 WS_i and pin in system
 memory
- Support both physical and virtual memory access
- Allocate and manage AFUs for application (via "proxy AFU" (PAFU_i) abstraction)
- Provide remote procedure call (RFP) abstraction of AFU to application

Proxy AFU:

- Provide abstraction of AFU to application
- Enables staged development of AFU algorithms





AFU Simulation Environment (ASE)

- •AFU HW-SW co-design environment.
- Models platform behavior.
- •Design and validate the SW against the AFU RTL in the simulator environment.
- Faster simulation.
- •Ease of debug.



 1 – Intel and Xeon are registered trademarks of Intel Corporation. Other trademarks are the property of their respective owners.



Future Work

- Research and pathfinding on other accelerator architectures
- Programming language/compiler development
- Benchmarking and performance characterization





Thank You

Contact – p.k.gupta@intel.com neal.oliver@intel.com